How to parallelize with CPUs & GPUs

15.6.2023

Lewin Stein



Structure



- 1. Hierarchy of the hardware architecture
- 2. Parallelization approaches and their implementation
- 3. Parallelization in CFD: spatial decomposition
- 4. How to evaluate your parallelization

Intel Xeon Cascade Lake (CXL) node



2 sockets & 4 NUMA domains/dies per node

Intel Xeon Cascade Lake (CXL) node

CPU socket 1



https://en.wikichip.org/w/images/0/0d/intel_xeon_scalable_processor_architecture_deep_dive.pdf

24 cores per NUMA domains/die



Hardware scales/hierarchy of a CPU node





Streaming Multiprocessor (SM)



an SM has: shared L1-cache 4 Tensor Cores (FP16-32) 64 FP32 CUDA Cores 64 INT32 CUDA Cores 32 FP64 CUDA Cores

NVIDIA A100 GPU (80GB)



https://images.nvidia.com/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf



The 108 (128) SMs of a A100 die share the L2-cache and have uniform memory access.





How to parallelize at all scales

	typical range	memory	class / style	ΑΡΙ	name of virtual unit	size of unit
high	inter node local network	distributed (RDMA)	Multiple Instruction Multiple Data (typically 1 process per core)	MPI	processes / ranks	memory per core
mid	intra node	shared (N)UMA	M ulti T hreading (multiple threads for multiple cores)	OpenMP, (MPI)	threads	< L3-cache per core
	intra die	shared UMA (L3-cache)	S ingle Instruction M ultiple D ata (on one thread and one core)	SYCL OpenCL/-MP	processing elements	register size (CLX: 512 bit)
IOW	intra GPU (accelerator)	shared within GPU	S ingle Instruction M ultiple T hreads (using multiple threads and cores)	CUDA, SYCL OpenCL/-MP	threads	memory per GPU SM

hierarchy provides program structure

CPU versus GPU



one big coreStreaming Multiprocessor made of many small coresgeneral HPC applicationsmassively data parallel applicationshigh and low level parallelizationlow level parallelization e.g. vectorization or SIMTminimal memory latencyoptimized for data throughput / memory bandwidth
(best for large problem sizes)can handle random memory accessmost efficient for sequential/linear memory access

Which API to choose?



11/23

Application Duamanning Interfect	Programming language			CPU		GPU					
Application Programming Interface	C/C++	Fortran	Python	Intel	AMD	ARM	Intel	AMD	Nividia		
MPI	√	✓	(√)	✓	✓	~	~	~	~		
OpenMP (directives)	√	✓	(√)	✓	✓	✓	~	✓	✓		
OpenCL	√	~	(√)	✓	✓	✓	~	✓	~	Legend	
SYCL (DPC++, hipSYCL, triSYCL,)	√			(~)	(√)	(√)	(•⁄)	(√)	~	✓	directly
ROCm / HIP (AMD)	√	(√)	(√)	~	~	~		✓	✓	(√)	via extension
CUDA (Nividia)	√	(√)	(√)						✓	~	limited functionality

Parallelization Hierarchie

	memory	class / style	ΑΡΙ	virtual unit name	size of unit	typical range
high	distributed inter node	Multiple Instruction Multiple Data (typically 1 process per core)	MPI	processes / ranks	memory per core	local network

Ordering matters at all scales



high * Network

an edge switch holds odd or even nodes (edge[1] \rightleftharpoons bcn[1,3,5,7,...,47]) \rightarrow slurm places jobs "edge aware" (and ignors leafs/directors B)

mid/ high

❖ Pinning/Affinity "Bind process to core" (min. cache misses), MPI flags: scatter (intel) / rank-by L3cache:span (gnu) → max. memory bandwidth for partial node use compact (intel) / map-by core (gnu) → faster copy between cores (closer memory)

IOW The Data Structures/Arrays

Array of Structs (people[i].name: Bob,5; Eve,7) → intuitive/readable (AoSoA needed if SoA to big)

Struct of Arrays (people.name[j]: Bob,Eve; 5,7) \rightarrow item of same type more close (SIMD/T)

OW • Nested loops (linear access of cache lines, memory, storage)

Colum major order (A[i,j,k]): outer-k, mid-j, inner-i loop) \rightarrow Fortran

Row major order (A[i,j,k]): outer-i, mid-j, inner-k loop) \rightarrow C/C++, Python

Local physics scales best



space/time local:

- transport processes (hyperbolic), diffusion (parabolic)
- example: compressible fluids
- information spreads at finite speed

algorithms suggested by locality:

- explicit (time) integration
- differentiation operator with a few side diagonals

parallelization suggested by locality:

 partitioning in "local" blocks exchanging boundary information only (MPI_Send & Receive) space/time global:

- steady state (elliptic PDEs)
- example: incompressible fluids, stiff systems
- information spreads at infinite speed

algorithms accompanying globality:

- implicit/iterative (time) integration
- compact/spectral operators (full matrix)

parallelization suggested by globality:

 partition-switching providing all info. of at least one dimension at once (MPI_Alltoall)

Multi-Block vs. "FFTW" partitioning







weak-scaling overhead of communication = boundary area/total area weak-scaling overhead of communication $\propto 1-1/np$ \uparrow number of processes 15/

Multi-Block vs. "FFTW" partitioning









Ordering a mesh most locally



Ordering a mesh most locally



symmetric matrix indicating all neighbors of each element (a.k.a. Verlet list)



Roofline model \rightarrow optimization idea



The max. theoretical performance "Pideal" is limited by

maxFLOP/s = maximal FLoating point OPerations per second conducted by a certain computation unit (cpu)

minB (Bandwidth) = minimal byte/s = transfer rate of slowest data path (bandwidth of main memory or cache)

I (arithmetic Intensity) = FLOP/byte = FLOP/(size of instruction needed to conduct the operation)



Enemys of ideal scaling & sweet spot 🖈





Practical advices for CFD-solver scaling



recommended doubled spatial domain with constant dx weak scaling prodecure alternative dx

constant domain with doubled elements (potential adaption of time stepper!)



Scaling literature



Book: "Big CPU, Big Data" (Ch.9: Strong Scaling, Ch.10: Weak Scaling), Alan Kaminsky

Article: "Amdahl's Law, Gustafson's Trend, and the Performance Limits of Parallel Applications", Matt Gillespie

Article: "Parallel Application Scaling, Performance, and Efficiency", David Skinner & Katie Antypas

Book: "Using HPC for Computational Fluid Dynamics" (Ch. 3), Shamoon Jamshed

Book: "Introduction to High Performance Computing for Scientists and Engineers", Georg Hager & Gerhard Wellein

https://www.hlrn.de/doc/display/PUB/Workshop+2020+Material

https://www.d.umn.edu/~tkwon/course/5315/HW/MultiprocessorLaws.pdf

http://www.cs.columbia.edu/~martha/courses/4130/au12/scaling-theory.pdf

https://www.hlrs.de/about-us/media-publications/teaching-training-material

https://geb.sts.nt.uni-siegen.de/hpcfd/pages/materialien.html

That's it.



Any questions?

Omni-Path (OPA) network of Lise bcn1096 bcn1095 L101 L102 L101 L102 ∞ 4 **OPA** switch bcn1093 bcn1094 switch edge edge **OPA director switch 1** L101 L102 bcn1051 bcn1052 L101 L102 16x 4 in use OPA 2 2x48 port switch bcn1049 bcn1050 either S for spine S212 ... or L for leaf bcn1047 bcn1048 L101 L102 L101 L102 2 **DPA** switch 1 ... bcn1045 bcn1046 switch single OPA lane 11111111111 111111111 מווווווור (100Gbps) 12x 4 12x 4 12x4 12x 4 12x 4 12x 4 Φ Φ L111 L112 L113 L114 L115 L116 edge edge L101 L102 4 OPA lanes L101 L102 bcn1003 bcn1004 8x 6 8x 6 8x 6 2x 12 OPA 2 8x 6 2x 12 (each 100Gbps) bcn1001 bcn1002 6 OPA lanes workome workome daos (each 100Gbps) bsh service **X**bfn bcn bcn ... 12 OPA lanes bcn bcn (each 100Gbps) 2x24 port link: ↑↓ or length of accessib unit connected edge switch 8x 6 8x 6 8x 6 8x 6 8x 6 8x 6 2x 12 2x 12 nodes/cores link [m] storage/ ↔ units L101 L102 L112 L114 L115 L116 L111 L113 ... 12x4 12x 4 12x 4 12x 4 12x4 12x 4 12x 4 12x4 HDD OPA (5 hops) 10 director all nodes rack (96 nodes max) "work" -switch 24x8 nodes (2 racks) OPA (3 hops) 10 leaf-... ... switch S212 S201 ... edge-24 nodes OPA (1 hop) 1 switch 16x 4 in use $16x^{4}$ in use

node 48x2 cores (2 sockets) OPA adapter 0.1

local SSE

OPA director switch 2

24/23