

HLRN 04.11.2020

Intel[®] Trace Analyzer and Collector

Dr. Heinrich Bockhorst



intel[®]

Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation. Learn more at [intel.com](https://www.intel.com) or from the OEM or retailer.

Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804. <https://software.intel.com/en-us/articles/optimization-notice>

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See backup for configuration details. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Agenda

- Overview and Usage
- Flat profile
- Event timeline
- Message Profile
- Idealizer


Intel® Trace Analyzer & Collector Overview

■ Helps Developers

- Visualize & understand parallel application behavior
- Evaluate profiling statistics & load balancing
- Identify communication hotspots

■ Features

- Event-based approach
- Low overhead
- Excellent scalability
- Powerful aggregation & filtering functions
- Idealizer
- Scalable



How to Use Intel[®] Trace Analyzer and Collector

It's Easy...

Step 1

Run your binary and create a tracefile:

```
$ mpirun -trace -n 2 ./test
```

Alternative for slurm and mpirun:

```
$ export LD_PRELOAD=libVT.so
```

Run application as usual


Step 2

View the results:

```
$ traceanalyzer &
```

Flat Function Profile

Statistics About Functions





Event Timeline




- Get detailed impression of program structure.
- Display functions, messages, and collective operations for each process/thread along time axis.
- Retrieve detailed event information.

Message Profile

- Statistics about point-to-point or collective communication
- Generic matrix supports grouping by several attributes in each dimension: Sender, receiver, data volume per message, tag, communicator, type
- Available attributes: Count, bytes transferred, time, transfer rate



Average Rate: 2D vs. 1D distribution



Improving Load Balance: Real-World Case


Collapsed data per node and coprocessor card

Host
16 MPI procs x

1 OpenMP* thread

Coprocessor
8 MPI procs x

28 OpenMP threads




Improving Load Balance: Real-World Case

Collapsed data per node and coprocessor card

Host
16 MPI procs x
1 OpenMP* thread

Coprocessor
24 MPI procs x
8 OpenMP threads




Improving Load Balance: Real-World Case

Collapsed data per node and coprocessor card

Host
16 MPI procs x
1 OpenMP* thread


Coprocessor
16 MPI procs x
12 OpenMP thrds




Ideal Interconnect Simulator (Idealizer)

Helps to Figure Out Application's Imbalance, Simulating its Behavior in the 'Ideal' Communication Environment

Real trace




Ideal trace



Easy Way to Identify Application Bottlenecks

Waiting time due to dependencies

“Ideal” trace file



MPI_Recv is pure waiting time inside an ideal trace file

MPI_Send time shrinks to 0

MPI_Recv must wait on MPI_Send call

Summary

- ITAC generate traces with wallclock timing
- Shows how MPI algorithm works
- Idealizer generates ideal tracefile reveals algorithmic issues
- Trace files can become very large
- Application Performance Snapshot (APS) can scale higher

intel®